BROWSE

Graduate School of Ajou University Department of Electronic Engineering 3. Theses(Master)

Modeling and Analysis of Edge Plating for Low-Inductance Board-to-Board Connection in Hierarchical Power Distribution Network

DC Field Value Language
dc.contributor.advisor감동근-
dc.contributor.author박준호-
dc.date.accessioned2019-04-03T16:40:13Z-
dc.date.available2019-04-03T16:40:13Z-
dc.date.issued2017-02-
dc.identifier.other24448-
dc.identifier.urihttps://dspace.ajou.ac.kr/handle/2018.oak/15284-
dc.description학위논문(석사)--아주대학교 일반대학원 :전자공학과,2017. 2-
dc.description.tableofcontentsAbstract i Chapter 1 Introduction 1 1.1 Possibility of Utilizing a PCB Edge as a Routing Layer . . . . . . . . . 1 1.2 Importance of Power Delivery Network in Microprocessor and ICs . . 3 1.3 Research Objectives . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Chapter 2 Proposed Pacakge Tiling Method 8 2.1 Conventional Power Distribution Network . . . . . . . . . . . . . . . . 8 2.2 Proposed Power Distribution Network . . . . . . . . . . . . . . . . . . 10 2.3 Consideration of Decoupling Capacitors . . . . . . . . . . . . . . . . . 12 2.4 Designed Test Vehicle . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Chapter 3 Modeling of Two PDN Structures Using TLM Method 17 3.1 Balanced Transmission Line Martix (TLM) Method . . . . . . . . . . 17 3.2 Coupled Transmission Line Array Mesh for P/G Plane Pair . . . . . . 19 3.3 Model for The Package Level P/G Plane . . . . . . . . . . . . . . . . . 21 3.4 Model for The PCB Level P/G Plane . . . . . . . . . . . . . . . . . . 25 3.5 Model for The Conventional and Proposed PDN Structures. . . . . . . 28 3.6 Modeling Result and Discussion. . . . . . . . . . . . . . . . . . . . . . 31 Chapter 4 Time and Frequency-Domain Verification 35 4.1 Simulation Results in Frequency Domain . . . . . . . . . . . . . . . . . 35 4.2 Simulationg Results in Consideration of Decoupling Capacitors . . . . 40 4.3 Comparison of TLM Modeling and 3-D EM Solver Results . . . . . . . 44 4.4 Simulation Results in Time Domain . . . . . . . . . . . . . . . . . . . 47 Chapter 5 Application of Proposed Package Tiling Method 52 5.1 Package Tiling for Building Large Arrays . . . . . . . . . . . . . . . . 52 5.2 The Practicality of Using a Proposed Package Tiling Method in Actual Assemblies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 Chapter 6 Conclusion 63 Bibliography 65 Abstract in Korean 69-
dc.language.isoeng-
dc.publisherThe Graduate School, Ajou University-
dc.rights아주대학교 논문은 저작권에 의해 보호받습니다.-
dc.titleModeling and Analysis of Edge Plating for Low-Inductance Board-to-Board Connection in Hierarchical Power Distribution Network-
dc.title.alternativePark Junho-
dc.typeThesis-
dc.contributor.affiliation아주대학교 일반대학원-
dc.contributor.alternativeNamePark Junho-
dc.contributor.department일반대학원 전자공학과-
dc.date.awarded2017. 2-
dc.description.degreeMaster-
dc.identifier.localId905690-
dc.identifier.urlhttp://dcoll.ajou.ac.kr:9080/dcollection/jsp/common/DcLoOrgPer.jsp?sItemId=000000024448-
dc.description.alternativeAbstractEdge plating has become a well-developed technology, enabling low manufacturing costs for plated edges. Initially, the motivation for developing edge plating was the need to control electromagnetic compatibility (EMC) behavior, the cooling function of a PCB and an advantage for signal integrity. Although edge plating has been available for some time, until now, the use of the edge of the PCB has seldom been considered. While all the other layers of a PCB are well utilized, the third dimension of a PCB, the edge, has been neglected. Therefore, this research investigates the possibilities of using the PCB edge as another routing layer. In this thesis paper, a new package tiling method using edge plating for low inductance board-to-board connection was proposed. The PDN of two packages are usually connected at the board level through vertical interconnects such as vias and solder balls. Alternatively, in proposed methods, they can be connected directly by applying edge plating. The key approach of the proposed package tiling method is that each package is edge plated and plated edges can add a new current path between two packages. Therefore, total loop inductance of proposed package tiling method can be considered as the sum of the original loop inductance and the new loop inductance in parallel. As a result, it causes the reduction of the total loop inductance, resulting in a decrease in SSN. In order to verify the effect of edge plating for low inductance board-to-board connection, two test vehicles, conventional and proposed PDN structures, were designed. The two kinds of the test vehicles were modeled using the balanced TLM method. The microwave simulator (ADS) for the TLM model and 3D EM simulator (HFSS) were used to simulate the self impedance (Z11) of the test vehicle in the frequency range from 10 MHz to 10 GHz. The proposed method has been successfully verified by compared to the total loop inductance of the two structures. The total loop inductance of the conventional and proposed PDN were about 6.98 nH and 2.35 nH through microwave simulator, respectively. The total loop inductance of the conventional and proposed PDN were about 6.68 nH and 2.23 nH through 3D EM simulator, respectively. Also, in order to verify the proposed package tiling methods in time domain, the voltage fluctuation of the test vehicle is simulated. The simulated power supply voltage fluctuation is 680 mV for the test vehicle of the conventional structure, and 180 mV for the test vehicle of the proposed structure. Consequently, it was verified that the proposed package tiling method, edge plating, can significantly reduce the loop inductance of the hierarchical PDN, resulting in a decrease in SSN. Finally, the applications of proposed package tiling method were introduced. First, it was demonstrated that edge plating can also offer a contiguous reference plane for array antenna applications such as 5G massive MIMO antennas, phased-array radar or imaging systems. Second, the practicality of using a proposed package tiling method in actual assemblies was verified. As a result, it was verified that the effect of assembly error in actual assemblies doesn’t have a significant impact in proposed approach. This thesis can successfully propose a new package tiling method for low inductance board-to-board connection from the above results.-
Appears in Collections:
Graduate School of Ajou University > Department of Electronic Engineering > 3. Theses(Master)
Files in This Item:
There are no files associated with this item.
Show simple item record

qrcode

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

  • License
    sherpa_romeo
    sherpa_juliet
STATISTICS
Total Visit :3,757,648
Total Download :1,818
Today View :3,840

AJOU

AJOU Central Library Repository는 국립중앙도서관 OAK 보급사업으로 구축되었습니다.

Browse

OAK Portal LOGIN