Discontinuous PWM Method with Reduced DC-link Ripple Current in Back-to-back Converters

DC Field Value Language
dc.contributor.advisorKyo-Beum Lee-
dc.contributor.authorAnatoliiTcai-
dc.date.accessioned2018-11-08T08:12:25Z-
dc.date.available2018-11-08T08:12:25Z-
dc.date.issued2018-02-
dc.identifier.other26815-
dc.identifier.urihttps://dspace.ajou.ac.kr/handle/2018.oak/11678-
dc.description학위논문(석사)--아주대학교 일반대학원 :전자공학과,2018. 2-
dc.description.tableofcontentsCHAPTER I. INTRODUCTION 1 CHAPTER II. CONTROL METHODS OF THE VSI. 3 2.1 VSI Topology 3 2.2 Conventional PWM Methods 4 CHAPTER III. PROPOSED DPWM METHOD. 8 CHAPTER IV. SIMULATION RESULTS 14 CHAPTER V. EXPERIMENTAL RESULTS 19 CHAPTER VI. CONCLUSION 23 REFERENCES 24-
dc.language.isoeng-
dc.publisherThe Graduate School, Ajou University-
dc.rights아주대학교 논문은 저작권에 의해 보호받습니다.-
dc.titleDiscontinuous PWM Method with Reduced DC-link Ripple Current in Back-to-back Converters-
dc.typeThesis-
dc.contributor.affiliation아주대학교 일반대학원-
dc.contributor.department일반대학원 전자공학과-
dc.date.awarded2018. 2-
dc.description.degreeMaster-
dc.identifier.localId800422-
dc.identifier.urlhttp://dcoll.ajou.ac.kr:9080/dcollection/jsp/common/DcLoOrgPer.jsp?sItemId=000000026815-
dc.subject.keywordPower Electronics-
dc.subject.keywordBack to back-
dc.subject.keywordcurrent ripple reduction-
dc.description.alternativeAbstractThis paper introduces a novel discontinuous pulse width modulation (DPWM) method to minimize the dc-link ripple current in back-to-back converters. DPWM is used in power converters to curtail the stress on the switching devices, therefore, extending the lifespan. However, as the conventional DPWM is used in a back-to-back topology, the ripple current of the dc-link severely increases during the regions when the power switches are clamped to the dc-bus. Furthermore, the dc-link ripple current reaches the amplitude value when the power switches of both converters are clamped to different dc-link buses. As a result, the life-span of the dc-link capacitor decreases as it endures more stress. To surmount this issue, the reference voltages should be obtained considering the intervals with the increased ripple current of the dc-link. It is achieved by adjusting the zero-sequence component to match the clamping states of both inverters. The efficacy and performance of the proposed method are demonstrated via the PSIM simulation and the experimental results.-
Appears in Collections:
Graduate School of Ajou University > Department of Electronic Engineering > 3. Theses(Master)
Files in This Item:
There are no files associated with this item.

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Browse