단상 NPC 3레벨 인버터의 효율 개선과 고조파 저감을 위한 새로운 불연속 전압 변조 방식
DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | 이교범 | - |
dc.contributor.author | 곽래호 | - |
dc.date.accessioned | 2018-11-08T08:11:16Z | - |
dc.date.available | 2018-11-08T08:11:16Z | - |
dc.date.issued | 2017-02 | - |
dc.identifier.other | 24841 | - |
dc.identifier.uri | https://dspace.ajou.ac.kr/handle/2018.oak/11379 | - |
dc.description | 학위논문(석사)--아주대학교 일반대학원 :전자공학과,2017. 2 | - |
dc.description.tableofcontents | CHAPTER I. INTRODUCTION 1 CHAPTER II. SINGLE PHASE NPC THREE-LEVEL INVERTER 4 2.1 Operation Description of NPC Three-level Inverter 4 2.2 Output Voltage of Single Phase Three-level Inverter 7 CHAPTER III. POWER LOSSES IN POWER SWITCH 9 3.1 Conduction Losses 9 3.2 Switching Losses 10 3.3 Total Power Losses in Power Switch 11 CHAPTER IV. SWITCHING STRATEGIES FOR SINGLE PHASE THREE-LEVEL INVERTER 12 4.1 Unipolar PWM method (UPPWM) 12 4.2 Conventional DPWM method in single phase inverter 13 4.3 One pole clamped PWM (OPC-PWM) 14 CHAPTER V. PROPOSED DPWM METHOD 17 5.1 Principle of the proposed DPWM method 17 5.2 Decision of the optimal point 21 CHAPTER VI. SIMULATIONS 24 CHAPTER VII. EXPERIMENTAL RESULTS 28 CHAPTER VIII. CONCLUSIONS 33 REFERENCES 34 | - |
dc.language.iso | eng | - |
dc.publisher | The Graduate School, Ajou University | - |
dc.rights | 아주대학교 논문은 저작권에 의해 보호받습니다. | - |
dc.title | 단상 NPC 3레벨 인버터의 효율 개선과 고조파 저감을 위한 새로운 불연속 전압 변조 방식 | - |
dc.type | Thesis | - |
dc.contributor.affiliation | 아주대학교 일반대학원 | - |
dc.contributor.department | 일반대학원 전자공학과 | - |
dc.date.awarded | 2017. 2 | - |
dc.description.degree | Master | - |
dc.identifier.localId | 770352 | - |
dc.identifier.url | http://dcoll.ajou.ac.kr:9080/dcollection/jsp/common/DcLoOrgPer.jsp?sItemId=000000024841 | - |
dc.subject.keyword | Clamp switching method | - |
dc.subject.keyword | DPWM method | - |
dc.subject.keyword | Unipolar PWM method | - |
dc.subject.keyword | Three-level NPC inverter | - |
dc.description.alternativeAbstract | This paper proposes a discontinuous pulse width modulation (DPWM) method to improve current total harmonic distortion (THD) and achieve high efficiency for a single-phase neutral-point clamped (NPC) three-level inverter. In the most of the single phase systems, the bipolar or unipolar PWM (UPPWM) method is commonly used. However, these PWM methods have the disadvantages in an aspect of the power losses because of many switching operations. The DPWM methods can improve efficiency but increase current THD as well. To reduce these weaknesses, the proposed DPWM method combines two PWM methods, which are the UPPWM and conventional DPWM. Since the proposed DPWM method has all the advantages of both methods, the optimal performance about the power losses and current THD can be obtained. The process to divide optimally operation range of two PWM methods is introduced based on the analysis of the power loss and current THD. The effectiveness of the proposed DPWM method is shown through the simulation and experiments. | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.